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BrusseLs, 8 October 1981
Amended Proposal for a
COUNCIL REGULATION (EEC)
concerning Community actions in the fie[d of
mi croeLectroni c technoLogy
(submitted to the CounciL by the Commission
pursuant to the second paragraph of ArticLe
149 of the EEC Treaty)
t
COM(81) 559 finaL
,4-.
AMENDED
?ROPOSAL TOR A COUNCIL REGULATION (EEC)
CONCERNING COMMUII-ITY ACTIONS IN THE FIELD
, o[' MICR0ELECIRONIC TECHNOLOGY
(pRoPosAL MoDTFTED t* *tSFolHtrlfi_HTr.LE r"4e' zND PARAGRAPH
THE COUNCIL OF THE EUROPEAN COMMUNITIES 
'
Having regard to the Treaty establishing
and in pdrtlcular Article 235 thereof'
the European Eionofiic Communltyr
!a
'.4
i
,j
i
:r ,a
I
Having regard to the proposal from the Commisdion,
Having regard to the 0pinion of ttre European Parliament (l)'
Having regard to the opinion of thq Economic and.'social committee (2)'
Whereas microelectionic teihnology is esbential. to the. developmgnt and
competitiveness of Colnmunity industry a5, a whole, at a time when the
European economy ,mu6t increasingly provide high added value goods . and
services; whereg5,.however, the eCal.e and nature of. the effort needed to
match the effort of competitore by 1985 require a Community approach which
mu€t include public financlal support for collaborative .research and
development by industry; whereas the council Resolution'of 11 september
1979 (3) invites the Commiqsion to explore methods of coordinating
national policies and to submit to .the Council 8p€cif,ic proibets at
community level with a view to promoting microelectronic technology'
tJhereas the aid granted should aiii at furthering a balanced
'it
1fl September
1979 on a
market and competition situation in the Community and taking into
consideration.the principles expressed in Counc'il ReguLation (EEC) No '1996/79 o:f
Communlty eupport mechanism in the fleldrof data.processing(4)' not least theprinciples of' the ownership of .and aecess to r:egults of supported
iro.lecis, .and thereby underlining in. particvlar the importanc.e of an
adequate ,disoemination of goode and results bf supported projects,
IIAS ADOPTED THIS REGULATION:
\11(Ji UJ -1p.LNo.c 231,,13.09.1979,No L 231, 13.09.1979,
prditio^;t 
.ddr.rrr. Ftu. d. tr Loi lOO, E-1049 Brvstr 
- 
T.trphonr ?36 oO.lol7394{taO 
- 
Ltatr.thlc lrtdrttlr "COMEUfI Itus.lt" -
' T.lrr: "21 87t COMEU E"
*
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ARTICLE 1
.-
In order to attain tlre Commurtity objectives concerning microelectronic
technologir, coordination at Community leve1 of the activities undertaken
in the Member States in this domain 'and implementation of joint projects
to supplement and reinforce these activities shall be camied out under"
the conditions set out in this Hegulation.
llrt,tr I
.Informatlon and Consultation
ARTICLE 2
A systom for infoz.mation and consultation concerning initiatives aimed at
promoti.ng the diffusion and the development of microeiectronic technology
and its application irs hereby eEtablished between the Member States and
the Commission.
ARTICLE 3
:ffi
1. frr order to ensure that the consultations provided for in this
Regulation are effective, Mernber States shal1, independently of their
obligations under the rules of conpetition, supply the Commission
without delay on their own initiative, or at the Commissionts request,
with sufficient up to date advance infor:mation of a scientific,
'economic and finanr:ial nature concerning any activities under their
. aurthoritSr both in progrese on the date this Regulation enters into
' . force and contemplated after that date, adreseed to:
a) the pronioti.on of', industrial research and development on equipmefltr'processes, instruments and techniques, both hariware and software,for use 'in ther design, indugtrial manufacture and' testing of
advahced integral;ed circuits;
b) the disseminatio:n of basic knowledge and triining and education of
management and s;taff specializing in the design-, utilization andtesting of advanced integrated circuits;
c) the encouragemen'b of the establishment within the Community otl anindustry capdble of designing and producin! the equipmeSrt, materi-aIs
and techniques used in the rnanufacture of, advanced integrated
circuits.
$
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They shal1 also supply the comrnissioh with an appraisal of theof alI these activit;ies.
rnformation concerning projects which are the soLe property of
shalL not be covered by this Articte.
resul'ts,
a company
2" The Comrnission, in order to coordiiiate the action of the Member Statesshall ensure that they receive the inf,ormation concerning activjties
refemed to in paragraph L;
+
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3. After' consult-.ing the Conr:jrree reierred to in Article 6, the Commissior)
' shall specrl'y tl-," Ievel of detail of the information. to be made
avajlabfe by Member State,s and of that to be given diffusion,.as well as
proceciures apd measures for naking 'tiris lnfonmation available to Member
States.
TITLE II
Joint ,projects
ARTICLE 4
1. The follOwing key research and development projects, coming 'directly
within the sectors defined in A.r:tiele 3 and regarded, as having highest
priori.ty, shal1 benefit from Community suppOrt under the terms laid down
in Article 5.
t'f
( r1( -rrI
T\/
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step and repeat on wafer'
electron beam for direct--writi.ng on
plasma etching and de'Position
test'ing equi Pment
C,;mputer Alded Design (CAD ) for
circuitry (vi,sf ) i.n tfre domains of
wafer
Very Large Scale Integration
L. Architecture
2. Language and Data structure
3. Testing
4. Device . mociei ing
at point 1 above
referred, to in
may be required,
1.
3.
{ The technical specifications for the projects specifiedare set out in the annex.
The commission, in consultation with the . committee
Article 6, shall qpdate the technical specificeitions as
When allocating national public support money"to
sectors defined in Article 3, Member Statbs. shaLL
other conditions being equalr to those whose
significant participation of organizations from
countries
projects related to the
give priority, aIl
execution involves a
two or more Cqtnmunity
f
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Financing procedures
,, ARTICLE 5
1. From ;.98i the iuropean Community shaj-1 provicie financial support to tne
projects specified in article 4 (f) in the form of a grant of up to 5O%
ol lire costs of their execution.
2, The appropriations necessary to this end; now evaluated at ECUS Mio 52,
shal-L be entered in the budget of the European Community,
3. Projects eligible for aid shall meet the following conditions:
:
- 
their pufpose must be l-n li-ne with the technical specifications sei '' 'but in the' Annex referred to in Ar.ticle 4, (2); '..
- 
the projects must be carried out within the Cornmunity;
Furthermore:
a) for pro;ects I to IV of Article 4(t)
- 
the applicants rnust be nanufactur.ers or industrial users
established in the Cornmunity;.
- 
a sufficient number of firms from at Least two Communit.v coutrtries 1}
not having financial links wiih the manufacturer or manufacturers
taking part 
-in the same project must have prov:i-ded evidence oftheir interest in pa:rticipating rn' the project and contributing
their own resorlrces. This number shali be deci deci by the
Commission, fcr each project, after con'sultation of the Comr;rittee
mentioned in article 6.
b) for pro;ects fallirrg under V of A.rticle 4(l-)
-l"rthe' applicants musti be universities, research centres of f irnrs
established in tl're Community;
'\ 
- 
a suffi.cient nunLrer of firms fr^orn at least two Comnrun.i-ty coi-rnt::i-es
not having finaneial links with each other must have, plovlcled
evidence of thejr inter"est in participating in the project and
contributing thei.r own resources.
This nunrber shail- be tlecided by j;he Commission, after. consul-tat:Lon
of the Committee mentioneci in articl€ 6.
4. ijncc t.he eii,gicil-iby i-rf the project has been establisheci under the
i er" ris of paragraph 3; .a) ur b)r all suitably qualified f irms
c'stablished in the Conmunity may take part in the project and app..y for
Lhe r-elevant financial. support irrespectively of ti'reil possible
financial links with other participants in the same project.
3
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Applications shali be addrulu.?d to the Commission by the, organisations
concerned in resporise to ca}] for proposals publ"ished in the officiar Journal
the Europe"n Corniun j t'i'es., ?hey shatL show evidence ilit th.e-V qr*justified under. the terms of paragr,aRh 3. above and sha1l'provide any
other relevant informatigns. cne commission may request any documents
and additional informations required for eonstituting the dossier
shall act on- applibatione forwarded 
-to it .within a
months in aeiordance wi,th the procedure set out in
to the powers of the Court of Audltors punsuant to
of the EgC Treatyr' the Commiesion nay ,.camy out
the epot or'inquinies into the openatlo.ns financed "
t 6. The Commission' period of sixA.rticle 8.
7, Wi.thout prejudice
article 206 .a(3)
investigations oir
-TITLE IV
General provisioris
ARTICLE 6'
1. A Coordinating Committee, hereinafter caLled the Committee, is hereby
set up to cooidinate proiects promoting microelectconic technoJ-ogr.'It
. shall consist of represlntativeS of the Menber States, who :may beI 
. assisted, by experto or advisers depending on the nature of the project
4;;;; 
"or,"iO"r.tion, with a Commission representatlvd 
as Chairman"'Tt
' wil'l meet at least twice a,year.
:
2; The proceedings of the committee shall be confidential.
ir:.
...:-
r#
3.
4,
The Committee shall adopt
Secretarial services for
Commiss ion.
its own rules of Procedure'
,the ,Committee shall be provided by the
ARTTCTE 7
Co*mlttee on af,y matter falling wtthin theThe Commission may consult the m l  . q1y I' IIl E
scope of this Regulation inch.rding, b;t rtot l"imited tot' .
level of detail of information to be delivered concerning national
activities as specified', .in'article 3
;;-;; rtl"tuu" sa"tes Government agencies
.;
procedures and measgres to make. such infcrmation avaiLable,
* updarlng or techriical ppecifications for projects. potentially eLigi,ble
for aid'
- minimum number of firms requlred to mske a project eligible for aid
*
:1
$ i:r1!i:l
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t 
,r ilj 1. Where the procedure laidldor"n in thig artiple is to be fol}owedi the
^.mitter shall be refemed'to the Committee by its Chairman' eltrrer on' ;;;-;"loiir.tive, or at'the, r€quest of, the representative of a lrtember
' State,
A,l 1t:thin the €ommittee,'the votes of the Member $tates.shall" be weighted
', , as .previddd,Ssy. in article 148 (2) of. the Treaty. 3he Chairrnan sharr
I nqt'vote.- i ' i :
:','::
3. The Comrnission representative shdl-l eub'mit a drdft of the. qeasures to'' ;;-#J;;;;*puni"o ov a.r.r outlirte'sf the'main'elbmente of .decision'
if.t" C"6ittee snal1 give its opinion on this draft uitirin a period to
.i 
, ;;:'f;;"I,[y-irre-it"-i"-*"n hav:ing'regard. to the urgency.gf '!he matter. It
, 
, 
shall adopt its lninion bx, a nrqJolitr of 4F :votes'r' :'
4. T.he Cornmission shall adopt decisi.ons which,shal-l' apply inunediately.
=' ;;;";, if -;;es; a.ei;io"s are not in accordance ,uith the opiri:io.n of
tfr* Committee, they shall forthwittr be communicated by the Commission
to the Council. In that event the Commission ehall defer application of
.,, 
i ,ihe decisions urhlclr it hae adopted for npt.lnore'than tro month:"{:"1l, 
'l..the date of ,Euch'communieationE. ,!he Csuncil, actir'rg by qualified
' l. l
t 
-;'EF-'=*;l
' 
"Eacfr 
year the Commission shalL fonward to the European Parlianent and to'
the Qouncil a.report on the, development of tha.activities in the Comuunity
fa111ngwithinthescopeoft-h!s.Regu1ationl...''
l, ' 
' 
t
",, . : )ARTICIE 10 :
' 
:. 
,, 
I ; :.,:^ ... 
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", 
ghe':"Ccmmiesion, af,ten consulf,ittg the 'Sonmitteer Ehall ' 
"6oPt 3l-y
,: sr.rppl.eraentglSr n'€as\rrEs which 'nay be'necee$ary for impl.e*nentatidn of thisl
. 
Regglation. t ,:
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,. ,,.,,i ,1.,.. ., noir neguLation shall b,e bi.nding {n itb, antirety and dirsctly Epplicable .,.i
)..
'1
BY T}IE COTJNCI
THg PRESIDENf.
'{F
;i rj
, 
':..
.'r -1
,] nIt
r*
*
TECHNICAT ANNEX TO T}IE PROPOSAL
FOR A COUNCIL REGULATION (EEC)
CONCERNINS COMMUNITY ACTIONS IN THE FIELD
OT MI-CROELECTRONIC TFCHNOLOGY . I
outlinetechnicalspecificationofprojectsand.activitiesforwhich
i]".""i.r -;"pio"t i" being proposed under the terrns of the draft
regulation:
I) STEP AND REPEAT ON WAFER
Direct Optical Stepping TechnofogJr
Direct optlcal stepping machines should be.rt"ilaUt" in production
, ;;il-- .il cna"rctlrislics tisted berow by the ^"::. of l-e82,' p.*p"oductien vereion should be delivered by the end of 1981 '
- 
Wafer size uP tg 6 inch
Die size 1 cm-
- 
Minimum'line widths L.25/ rn on the wafer (t.f oir the resist)
'- Autotatic registration O.Lltn ? 
-.
-,.ffrroughput'Sd x 4 i.nch wafers'per hour at 1- cm: field with insertion
. of 5 test patterns-and auto-registration at each chip; addition of a
rgticl-e magazine.
. Individual times should be given.in the description of the equipment
incl"uding the time to insert test patterns. Registration should be
oi"gi"rln?bfe (per individuat exposure - . pel. !lock ; per wafer).
ttli*ir.,m allowable size of alignment maiks shouLd be given'
It is considered desirable that maehines could be supplied in l"983.wit
an lmproved throughout of 50 x 6 inch, wafere -per hour irnd improved
nesolution of 1. Orlt n ninLmum line width on wafer'
II) ELECTRON BEAM FOR DIRECT-WRITING ON WAFER
Electrol Beam Dj,lect Writing,, Equipqrents
.'.
E-Beam rnachines caParle of :
6, inch
l-5 to 2O layers/hr. at' L 7 in
no limitation' '/
- 
Minimum feature size 0.57m
- 
Spot size variable
- 
Reglqfnation accurac,Y 'O,.\,4 n
This equipment should als-o be suitable for. Reticle and Mask mal<i.ng.
Prototype mAcir-i-nes meetlng all these ' req':irements apart from 5,ueed
must be avail"abie within 1983. 
.: 
' 
,
- 
Wafer size
- 
Throughput
- 
Die size
fr,
t :l
"t; 
;
,-,1'. .:, I ' , -",:...,". ,... .:','..,, 
: '
TII. FIJT$SIA E?CHiNO .]
"' 
.. ,'iA, ilinimum performances of ihe eqq{ptngn!
't..",
,' r i, ''*.Materials to be etched '
* SiO^, doped and undoPedI
' : i -. :, .. :) 
. 
, 
. 
:
* s1^N
: O4
'' 
'''. 
'.. - -..
'', 'l polysilieon, doped and undoped ' - '
,i...]*si1icide".,",upo1yc'ides'].
l':.'
., 
t 
.,],....,.*a1uminiulB.anaa]'umin1una11oy9
:1.-'
, : ., * other-metals' for'.gontacts arld lntefconn"*tiott
.r'.ri:';':"i
i 
'i'" ".. i . * oqganic gtry*eis ror muLtilevel resists,
i,. ; l
. \t I '
- 
Structures to be etched in production
'.:,,.
't. | . l., \
- prrch: (line plus spaiing) z 3l n
:'' ii I 
'gv4'r5/
* minimum lineuidth: L 
- 
L.Sf n
,.i ri
* preeision: +'or r ,1.0S of Linewi.dth
and 'mu.Ltileve-I
for the critical structures
,,.
features.:
- 
Selectivity and anisotfopy
' i 
'' 
t 
'
The selectivity has to Ue qdequate and for each 1ayer it should
...bepossibl.e.toetchco{$p1gt€1yanisotropica1l-y''.:.:
:. .,e
'B,
,.'The minimum ,throughput Eheul.d be 50 *afenslhot{r for the s.l'ovlest
: proc€sg, The ,..slQ.west' process will probably be the etching
through'A::8A rn of, thenrnal SiO, with a selectfvl$ of &0:1. ,over
.Si and with. a pitch.of P/ m.-The etchi4g o.f :other ,Layere e;g;O.4/n undoped potyEilicon over Si0- should be much faeter.
.z
-.'...)
'.t:
l:1
Design of the equiprnent
-
::
We consider a parallel plate reaetcr with the following
- 
Design Concept
.,,, 
,', 
,Most important'i.s "the .use of a modular design
. ' , the equiprnent can be optirnaLl.y.adprted for.each
-{
concept so that
application. .: ,i' ,li
;:ii
ii ',
.iC'
tt,,.a'
, :l
i:-..'
'.:1;,.
. :::
' ..i
..'l
I l'r ;
. a.l
& 0ontroli ,l ' :' '''' - ,'1 ' t:'
,, ri;
-'ff The f'o1I"o!ri$g: parametere
.-:.,.-I;"'
,tgas.!. Ine( s I rn use
flor*rate
process trne
time,to stabilize
.. ,.tiee tq overeteh l
' &"F.; ps$rer. , ..',
j '' i.,'. 
.'
llnrst' be' sontresllahle ;
t'--, 
^,
tempqrature- of, bstlr ele.&tro.des
vatrtage *E eleqtrode.,
,j,i
The, electr.ical signal f:aop i,the. s€nscrs 
..(preseure sensor;,,..l
stust be easily acepssible)i$.g. sn a stendgrd plue) for p-rocese
moxn.tori*e. 
,,", 
- .; ln.i -:- !','i,-At least lsne windov;,to,i'.'1*O +nto the -trlasmr ttd additional
flange{s } to hook lnp some analytica} tools for process
rnonitoring s.hould be available.
,:
t''
-: Softna!-ri fsr ah.tt$natic' etching
. 
* a keyboard and necessarlr mesor.y for the step b.y step eomnand of
;.. . : .
,.-".*-9 ph.g-inlPR@{, ueef,rprognamned, fe autornatic ete}:ing. '
.{t' 
.
.,; Wafer'halrdling : '|,
* ,Autcxeatic sd.fer handling" casset*e to cassette }ead and er*.Load,
wlthout wafer danage or contar*ination. . .
The system *he_trld handLe w*fss sf 3 ineh up to 150'$ry dianqter.
- 
Maintenance and safeQt
'
: * Easy disnantling for cleanirrg aad repair
',,, .',, ',, * gtarld*rdlsation,of f].a$gesr sgalo, plqgs,
)
ete. *nd rpare p4rte;
European testeqs fer integreteC'ei.rbutte shouJ.A be deve|@gd $ittr th€
i
:;.'.
i
i'l
.. .:\ . .-.:-'q,f modular desi.glr, :[n :grder ,to be adaptable
::-;.
.:
to both 
.developrnent* and
':-i ;l
' .. t..'. 
",..';1
folXoving clleracteiebi,es I ;.
..
- .of, the integqal. anatogldigt tal typq
produetion testing taske
f 1 ,
..: ;.
'! ;:
...!
.ii',.
1t
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- 
developmen.t in two phases,-as far as the digital pqrt is concerned.
'Thb first step should be a tEstcr for cl.ock-rates of 10-20 lvtHz, the
.. 
second etep iimfng at 50-10Q l{tiz. flrfs stepwise d,eveLopinent has the
.: advantage that the technologicaL itnow-how, built-up.in the first
phase can be used to tackle the problems that have to be faeed in
' the 'second devellpment' round. Moreover, the high speed test
' devefopment can thus be adapted to 'the developing requirementq of
: .the European lC-industry'in the high speed bipolarlircrrit".
-, testing of devlces with an increasing number of pins ( from 64- to
r28)
t-
- 
substantial parts of the testsystem have to be "ECL-specific,t
- 
testing of mernory devices alone has been excluded, however,,on-the-
chip" memories are becorning increasingly 
. 
important an6 thenefore
their testing has to be covered.
o1e 1r1g]e high i.evef test languagd'concept should be s.upplibO for
'' the different tester conflgurations
v) cAD FOR VLSr
1. Architecture i ,
The problems to be tackled are the discipline.s of specification,
simulation and testing. at the archltectural design phase and the '
archi.tectural stfategies Like error management. and structured
1ogic. The following activities appear to be reqr;ired:
' 
- 
Improvement in knpwledge of computer techniques by VLSI designer$r1 through (a) transfez' of know-how frorn computer manufactu"eri (u)better integration of computer science and electronic engineering
training in universities.
- 
research on :
(a) tint<ing of behavioural and structural desigrr.by development
of suitable languaAes and simulalors
(b) synthesis of logic from R?t description
(c) error management including fault-tolerant aspects of vLSr
archi.tecture 
.
(d) structurdd logic including minimisation for pLAs (programable
I,ogi'c 
, 
Amays ) and autom3tic programming of pLAs 
"nO ROMs(Reaa Only r{emories) 
.
(e )'firmrrare generation and simu'lation aids ; ' / )
(f) paraltet processing rnachines,for signal processing
, . 
t..,
:
",*
;,
-G-'.
Language and Data structure
, , 
, ' 
j 
',
1,. Deeiep_l31le_4gt}!'g3ggg! . 1,, .
i_,-. 
, .. 
.. . 
.. . 
. :--. .
" 
Conventionhl' graphic IC des;ign sy€temg are baeedr t'lpofl' a bottora up
.j ,, .rdore$entation of thd circuit being-deEigned; this is considered
inadequate for coping with the probleme of vLSI design-, ?ttd
instead, ., a .specificatian .'of a file oanagement or design
meinag'ement system slust be formulated ' with respect to thq
following purposes:
I .-
' !) to ai'C the mandgernent of a'Iarge, nwnber of files repreeenting .
alternative representations of marlr modules of a system
2) to pr.otebt the ,integrity .of a deeign i,nvOl,vr-ng a 'team'eff,or!
.,']3).to.manage'ciesig4.mcdifications.
... . 
' 
.
''4) tor aid re-partitioning. of a desi,gn
5)tom9nag9theprovisionofdesigndocumerntation
' R***u"ch 'prsjects must be initldted which will enhanpe the norcral '
filing system or operating '. system to pfovide the above
.. 
. f'aci}itiesr ?he sna]lest unit of data in a transactlon vill, be a
comp1etefi1e,and.so,conventipnaldatabasesare,notappropriate.
tt*'implementation must be camied out with portability in mind.
' 
, A starrdard .language must be used wi'th wel-l defined interfaces to
: ltangarc rilini *]it***, 
"hi;"pro.iect should 
be a joint proiect 
.
between IC designgre, CAD t o}, specialist$, :and computer
scLentists. r ":' ,
'., ': 
. 
-. 
i
2. Usel Tnterf3ce
'' :'
. 
. 
somq. design aetivltieq are. highly interactive and . denand, a
..' guatsanteed,fast redponse froni the computer whi'l"elnot demandlng a .
i""y powerful tetputo", An example ie design specificstion ueilg
' graph:ical technigues. $ueh activitiee can be sr.pponted on.a small ,
,;d;;#i orii""i"a to a *ingre,-us€r.. other *ctltltres'ase not'-
' 
. 
primarily interactive, but do requlre '.vqry poserful corrputing
"':" 
" facilitieg. An example is sistulati.ort.,'. Such pctivitles need
r , porrrerful 'tfurre-shared systems.
it is inrportant that .the computers supporting. these related
activitiee shoutd' be ,intimateLy connected. Techniques ' for
. cgntroLLing tas$e epfi.! betwe(rn. trs or, rnord coryputer6,' and for
" 
al-loying flexib'lc movement of, data' b'etween .thaee taskc r ahould be
inveetigated. General princtplee appli_cable to.a rridp Tange.ofI lrafd*arq should,be estatilished.
I.
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The present.trend in hardware d€sign specification is. to use text
'baeed 
.laniuage descriptions which are convenient fo1 expressing
.thb hlena{cfricaf stnucturer modularlty, qnd repetitivity which ta
inevitable' with V,LSI. Flowever, designers stiLl . tend to think .in
_ 
t,erms or dragramL, 3n6 g.raphical'aids will contirrue to'be' valuabLe
in the .design process. A project ought to be. launched to
'investigate methpds of combining textual 'and' graphical
representations allowing each to be converted automatically into
ttre other, sd that the inost appropriate interface can be freely
chosen at each part of the deeigp process.
i
3. Flmulatron - :..,
.Y 
,'' '.,.,
Software tools fof simulation, test and verification have to span
the design spectrum fr:on'1 RTL-s.'down to transistor Ievel. Activity
' should be directed.towardq th€ development of a fl"exible mul"ti-
levet $tructural des'or:ipti'on language for NMOS and cMoS VISI.
. Autematic compil.er gbhenqtrion into the syntax of presently used
single level toolsr- and, m,ore importantly, directly into the data
structure of mixed modp slfiryJ-ators needs investigation. Mixed mode
' simulation techniques nee$ considerable atte.ntion in the area of
data structures, algori.thms, and models.
It.'is strongly reconimended to pay special attention to VLSf
neiwork analysis, rathe-r than pure simulation in order to reduce-
design tlme and ensure $esigr corfegtness. This is a cornpletely
new reseaich domain whieh looke'enti,rely fddsable based on the
data stnuctures and'aLgorithma of ptesently existing mixed mode
simulators. : 
.
'
4. Verification
lnstead of" intensive' verification of manually performed or
intera6tive.design steps, the goal should be to automate .as rnuch
as poqsible (siliion. compilation, standard cell technique, etc.)
to make verification unnececessary. To find a solid basis for the
use or creation of such tootrs, a stu'dy shoul,d be initiated which
compares the different approaches as r,re1l as different handcrafted
layouts to find objective criteria 
. 
for the fundamental prinoiples
of efficiency in layout.
The hierarchical design.,f of VLSI 1s obvioue. lhe verification
between the different lq:qgls of hierarchy ie a problem but cannot
be avoided. In spite sfl,the hierarchy, the compl-exity and amount
of'data is enormous and,lwith todays tools }eads to uneconomic
computer times. ff,eref,6#h, fr.rther candidates for research and
development are aeaic{piU har:dware.rnodulee (e.g. design rule
checkersy pattern memony plus counters and shift regieter6, or
.hardware language procl+bbors which produce .the appropriate data
structures).
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..,..,*'nvegtigationinthefoll-oivingt'oareqsisproposed:
1.. Development of new parallel algorithms and neu data structureS in
.1
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3. Testing Summarv
The team on testing
three.lain areas and
-9-
of recommendations
recommend to 
-organize the future' workthe related topics.liEted bel.ow .
MAIN AREA OT ACTIVI?IES.
following the
SPECIFICATION' DEVELOPMENT
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.l+
16
*
li. .i
-.,1; :,
ii, t . .-{-,-I-,{
i:,
,'}
"'G
_a 
_,_,t,,at 
.
:j.. 
,
t',
r.*
I
Li ,
:i, ,, .'
lrl r
rt i',
,RESEARCH
*
*
*
*
*
TEST DATA GENERATION
-' f,unctional level testing
| ,a(methods and strategies)
: element level ATPG
- 
ATPG for LSI cel1s,
. 
regular logic etc..
fault types and models
fault simulation strategieo
rflodular ATPG system
.language for MTPG
integrated ATDG system
2) DESIGN. FOR TESTABILITY
.;
I * 
.partitioning
- 
microprogrammed unitg
. 
- 
deSign for testability
, general te'chniquesi. ,
-'hardwarb implenrented
self testing
t software/finmware
self testing
a
3) .DATA ACQUISITION AND DATA MANAGEMENT
- 
program devetr oprnent toolg
.rt
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:The-pres.ent*.epoito4DgviceMode1ingcoyerath|9emainareasl
:
* triurnerical deviie simulatlol ' r'
- 
Analytioal models
- 
Table, mglldls
t'pr ,each of thern, the main feiommendations are sunmarized' below. i
. 
, 
,l 
';t-- 
'
X.. Numerica1 device eimulAtion ' ; 'r
The main target of this subproject is that of stimulating European
repearch centres and ,laboratof,ies to develop advanged device*simulati0n'
patkages, and make them available to European. I.C. .manufecturers. ,This
shouid al]ow reaching an independence with respect to American and
, Japanese counterparts; The need for such an actlvity' stems 'from, .the'r
,f:rct thati due'l to the irnportance of, lrds-, :and even three*dimensionaf
-effects; 
. nurnericatr .device sinrulation represents the only predictive .r
,toolwhichcanpractica11yb9used..fordevice$esign
It , is. therefbrer recommended:that at least '4 simulation packages bd
: deV,e1-oped, napeiy :,
- 
2-D MOSFET 'simulator
- 
2-D simulator for bipolar devicea
.* 3-D I{OSFET simulator :
- 
3-D simulator for bipolar deviees
Fbr each of thern, detailed specif{cations have bben:defined concerning
.. 
. 
the phyaical'phenom$na to be incorporated in the program, the phyqicatr 
.
,' ,and geornetric,al'device stnucture, dnd I/O graphical capabiLities,. .
2'.lAn31yticA1mode1FtMosFET|8on1y}1;.'
An activity in this area is essential for t'wo main reasons : from the
one hand 'analytical models 
.trading off accuracy and simplicity ?re
,:. mostly suited.f,or circuit designelsrln CAD circuit simulation programs;,:
-. 
.oll the 'other' hqnd,', the func-tlonal dependgnce of rrelev4nt electrical'
.:paramet€rs on geometri,qal.and phyeical deviee etructure iB mostreasilyidentified in analyticgl 'modgls, whic.h - can; thereforen provi{e ,someinsightinthe.physica1phenomenaogcuringwithinqdeVice.
,Ihefo11owinganaIyticaImode1sshgu1dbedeve1opedl...
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EURtr'ACE. CHANNEL
'M'SSFETIs I i
EURIED CI'IANNEI
'MOSFET's.
tl,ong .channeL, 1or, voltage (Ieve1 11(!ong channel,'hieh voltage (level 2)(Sfror,t channelr' loy rvoltage (level 3). ./(Short channeL, high'voltage (leverl 4)
tlong, channelr {level 1) : :-'(ehort chdnnclr (1ev*1 2)
',*:,{9it
'{}
. ,'' ,,r. . : 
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, 
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Physicalmodel, 
, ., , 
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Agarn, getailed specif,ications are .provided f,or. each 
.of the above
node,ls. fn addition td the dcvelopmenf, of the modele, the problem of,parameter identification should bL. tackled and solved, especially ae
'far as charges (or capacitances) are concerned
3. Tabte models ' ':
The need of table models has been becognized for timing simulation
purposea. In euch simulators, tii. capacitanies are rather poorly
handled, being assumed a6 constants; therefore, the- aotivity in this
area should aim at developing tablee for both curents and capacitances.
' The most l"mportant problem to be' solved is that of providing the
scaling rules, r4hi1e. mairrtaining the computationel simplicity which is
needed in order to strongly reduce the CPU time, with respect to that
needed with analytical modqls. 
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* gl tr 10 preproiuction ,r*iiu tor'be' delivbred
'manr+f,ac-turer ' 
.' .
lelationship betrreen tbe manufasturer' and the users of 18 ,to
..., ,: 24 moRtlts 
. 
,, 
., 
. : ,l '.1,'-.1
includi.ng dirqot costs of, per'sonnel involved in thq projeet
,.,.-lt;'o " 
r'
,; . ,:.not . inelrrding: rcorxpany overheads, the cost, of auxiliary' facilities?surrounAirrg. the equiprlrent' underr deyelopsrgnt {clean room' up-streatn and
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,.,.'1 
.eotrn*stneai eguipmentl'etc.) and the tfaining of personnel ' "
b; one si4gle
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